

UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION

PATENT NO. : 6,952,742 B2
APPLICATION NO. : 10/787116
DATED : October 4, 2005
INVENTOR(S) : Tadahiko Hisano

Page 1 of 2

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the title page delete the old fig. 19 and insert the new figure that is illustrated on the title page that is attached.

Claim 11 (in column 28 at line 49 to 51) should appear as follows:

11. The storage device according to claim 10, further comprising, a switch connected to the port for setting the status.

Claim 27 (column 30 at line 8 to 16) should appear as follows:

27. The apparatus according to claim 26, wherein the storage device inputs a command from the data input, provides the data to the memory in accordance with the command to store the data in the memory or to output data in the memory to the data output, and the apparatus provides the control signal to the control input from the interface, and the command and the data to the data input from the interface, to store the data in the memory or to output data in the memory to the data output.

Signed and Sealed this

Tenth Day of June, 2008

A handwritten signature in black ink, appearing to read "Jon W. Dudas". The signature is stylized with a large, looped initial "J" and a cursive "Dudas".

JON W. DUDAS
Director of the United States Patent and Trademark Office

(12) **United States Patent**
Hisuno

(10) Patent No.: **US 6,952,742 B2**
(45) Date of Patent: **Oct. 4, 2005**

(54) **EXTERNAL STORAGE DEVICE AND METHOD OF ACCESSING SAME**

(76) Inventor: Tadahiko Hisuno, 18-1 Hinomine, 4-chome, Kita-ku, Kobe-shi, Hyogo-ken (JP), 651-12

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 10/787,116

(22) Filed: Feb. 27, 2004

(65) **Prior Publication Data**

US 2004/0167994 A1 Aug. 26, 2004

Related U.S. Application Data

(62) Division of application No. 10/197,479, filed on Jul. 18, 2002, now Pat. No. 6,735,638, which is a division of application No. 09/644,650, filed on Aug. 24, 2000, now Pat. No. 6,557,047, which is a division of application No. 08/913,170, filed as application No. PCT/JP96/00519 on Mar. 5, 1996, now Pat. No. 6,138,173.

(30) **Foreign Application Priority Data**

Mar. 6, 1995 (JP) 7-70452
Aug. 16, 1995 (JP) 7-231975
Oct. 4, 1995 (JP) 7-279866

(51) Int. Cl.⁷ G06F 13/14
(52) U.S. Cl. 710/3; 710/13; 710/20;
710/33; 710/74; 710/300
(58) Field of Search 710/2, 3, 13, 20,
710/33, 74, 300

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,225,948 A • 9/1980 Schuller 365/230
4,377,972 A 3/1983 O'Neil
4,667,088 A 5/1987 Kramer et al.
4,817,940 A 4/1989 Shaw et al.
5,196,994 A 3/1993 Tanuma et al.

(Continued)

FOREIGN PATENT DOCUMENTS

JP	A-60-215267	10/1985
JP	A-63-29871	2/1988
JP	A-63-110947	7/1988
JP	A-3-241417	10/1991
JP	U-6-25938	4/1994
JP	A-6-149431	5/1994
JP	A-7-028741	1/1995
JP	A-7-56659	3/1995
JP	A-7-175747	7/1995
WO	WO 93/23811	11/1993

OTHER PUBLICATIONS

80186/80188 Intel User's Manual (Nov., 1994).

P. Oguic, "Carte E/S externe pour port parallel", Electronique Radio Plans, No. 567, Feb. 1, 1994, pp. 43-47.

B.J. Freeman et al., "Microprocessor-to-microprocessor communications via an 8-bit data bus" IBM Technical Disclosure Bulletin, vol. 25, No. 10, Mar. 1983, pp. 5230-5235.

Primary Examiner—Rehana Perveen

(57) **ABSTRACT**

A storage device (200) has a memory and a circuit (100) which has a data input (Din), a control input (CTRL) and a data output (Dout), and provides an address input from the data input (Din) to the memory in accordance with a control signal from the control input (CTRL), so that the storage device (200) stores the data at the address in the memory or outputs data at the address in the memory to the data output (Dout). The apparatus provides the control signal to the control input (CTRL) from the interface (PORTS, P0, P1, P2), address and the data to the data input (Din) from the interface (PORTS, P0, P1, P2), to store the data at the address in the memory or to output data at the address in the memory to the data output (Dout). The apparatus may have a microcontroller (MPU) in which the interface (PORTS, P0, P1, P2) is provided.

39 Claims, 25 Drawing Sheets

